


# Power (3)

Hanwool Jeong

[hwjeong@kw.ac.kr](mailto:hwjeong@kw.ac.kr)

# Contents

- Introduction
- Dynamic Power
- Static Power





# Static Power

- ✓ Power still consumed when circuit does not operate. Why?
- ✓ Leakage current paths in MOSFETs
- ✓ Solutions for reducing static power


# Power is Kept Consumed. Why?

- Suppose that IN is kept high or low in CMOS inverter.
  - Then, pMOS or nMOS are respectively turned off. But there is still current flowing. Why?
- MOSFET is not ideal, thus **leakage current** flows.




# Leakage Current Paths

- **Sub-threshold current**  $I_{\text{sub}}$  = Drain to Source current even when  $V_{\text{GS}} < V_{\text{th}}$
- **Gate leakage**  $I_{\text{gate}}$  = Gate to body current
- **Junction leakage**  $I_{\text{junct}}$  = Drain/Source to body current




# Sub-threshold Leakage

- In real transistors, current does not abruptly cut off below threshold, but rather drops off exponentially.




How about here?  $V_{GS} < V_{th}$   
 $I_D = 0?$




# Exponential Dependence of $I_{DS}$ on $V_{GS}$

Linear Scale



Log Scale




# Subthreshold $I_{DS}$ vs. $V_{DS}$

- There is a drain-induced barrier lowering (DIBL).  
→ Current flow exceedingly increases by large  $V_{DS}$ .
- We can define  $V_{th}$  to be dependent on  $V_{DS}$  to consider DIBL

$$V_{th} = V_{th0} - \eta V_{DS}$$

- Then,  $I_{sub}$  is represented as

$$I_{sub} = I_{DS0} \exp\left(\frac{V_{GS} - V_{th}}{nV_T}\right) \left\{ 1 - \exp\left(\frac{-V_{DS}}{V_T}\right) \right\}$$






# Subthreshold Swing; Characterize Sub-Threshold Region Feature

- Which is better?
- We can represent this goodness of subthreshold feature using a parameter sub-threshold swing (SS).
- SS indicates how much  $V_G$  must drop to decrease  $I_{\text{sub}}$  by 1/10x.



$$SS = \left[ \frac{d(\log_{10} I_{ds})}{dV_{gs}} \right]^{-1} = n v_T \ln 10$$

- $I_{\text{sub}}$  can be expressed using SS as

$$I_{\text{sub}} = I_{\text{DS0}} 10^{\left( \frac{V_{\text{GS}} - V_{th}}{SS} \right)} \left\{ 1 - \exp \left( \frac{-V_{DS}}{V_T} \right) \right\}$$




# Revisit FinFET vs. planar MOSFET



# Gate Leakage


- Due to tunneling, when  $V_{GC}$  is large, leakage flows through oxide.
- Can you expect the effect of  $W$ ,  $V_{GC}$  or  $t_{ox}$  on  $I_{gate}$ ?
- When  $V_{GC} = V_{DD}$ ,  $I_{gate}$  by tunneling is estimated as

$$I_{gate} = WA \left( \frac{V_{DD}}{t_{ox}} \right)^2 e^{-B \frac{t_{ox}}{V_{DD}}}$$



# Gate Leakage Trend

- Why does  $t_{ox}$  decrease?




# Motivation for Using High-K Dielectric

- Is there any way to reduce  $I_{\text{gate}}$  while increase  $I_{\text{on}}$ ?

$$I_{\text{gate}} = WA \left( \frac{V_{DD}}{t_{\text{ox}}} \right)^2 e^{-B \frac{t_{\text{ox}}}{V_{DD}}} \quad \text{vs.} \quad I_{\text{on}} = \frac{1}{2} \mu \left( \frac{\epsilon_{\text{ox}}}{t_{\text{ox}}} \right) \left( \frac{W}{L} \right) (V_{\text{GS}} - V_{\text{th}})^2$$

Material	Permittivity	Material	Permittivity
Si <sub>3</sub> N <sub>4</sub>	7 <sup>5,8</sup>	La <sub>2</sub> O <sub>3</sub>	20-30 <sup>5,8</sup>
Al <sub>2</sub> O <sub>3</sub>	9 <sup>5,8</sup>	PrO <sub>x</sub>	30 <sup>23</sup>
ZrO <sub>2</sub>	14-25 <sup>8</sup>	Gd <sub>2</sub> O <sub>3</sub>	9-14 <sup>8</sup>
HfO <sub>2</sub>	15-26 <sup>8</sup>	Other Ln <sub>2</sub> O <sub>3</sub> (Ln=Nd, Sm, Dy, Ho, Er, Yb, Lu)	9-14 <sup>8,24</sup>
Y <sub>2</sub> O <sub>3</sub>	12-15 <sup>5,8</sup>	REScO <sub>3</sub>	20-22 <sup>21</sup>


# MOSFET Innovation by Intel





# Junction Leakage

- Even in the reverse bias,  $I_D$  flows due to band-to-band tunneling and gate-induced drain leakage (GIDL)

$$I_D = I_S \left( e^{\frac{V_D}{v_T}} - 1 \right)$$




# Now, Revisit This!





# Reducing $I_{sub}$ by Stack Effect

- How will the  $I_{sub}$  change if we use stacked MOSFETs for an inverter?




# $I_{\text{sub}}$ Reduction with Stack Effect

- $I_{\text{off}}$  is  $I_{\text{sub}}$  when  $V_{\text{GS}} = 0$  and  $V_{\text{DS}} = V_{\text{DD}}$  for single MOSFET.

$$I_{\text{sub}} = \underbrace{I_{\text{off}} 10^{\frac{\eta(V_x - V_{\text{DD}})}{S}}}_{N2} = \underbrace{I_{\text{off}} 10^{\frac{-V_x + \eta((V_{\text{DD}} - V_x) - V_{\text{DD}}) - k_\gamma V_x}{S}}}_{N1}$$



$$V_x = \frac{\eta V_{\text{DD}}}{1 + 2\eta + k_\gamma}$$

$$I_{\text{sub}} = I_{\text{off}} 10^{\frac{-\eta V_{\text{DD}} \left( \frac{1 + \eta + k_\gamma}{1 + 2\eta + k_\gamma} \right)}{S}} \approx I_{\text{off}} 10^{\frac{-\eta V_{\text{DD}}}{S}}$$



# Gate Leakage in MOSFET Stack


- Which case does suffer larger gate leakage?



# $I_{\text{gate}}$ and $I_{\text{sub}}$ in NAND3

- $I_{\text{gate}}$  in nMOS = 6.3nA
- $I_{\text{sub}}$  in nMOS transistor with  $V_{\text{DS}} = V_{\text{DD}} = 5.63 \text{ nA}$
- $I_{\text{sub}}$  in pMOS transistor with  $|V_{\text{DS}}| = V_{\text{DD}}$  is 9.3 nA


(nA)



Input State (ABC)	$I_{\text{sub}}$	$I_{\text{gate}}$	$I_{\text{total}}$	$V_x$	$V_z$
000	0.4	0	0.4	stack effect	stack effect
001	0.7	0	0.7	stack effect	$V_{\text{DD}} - V_t$
010	0	1.3	1.3	intermediate	intermediate
011	3.8	0	10.1	$V_{\text{DD}} - V_t$	$V_{\text{DD}} - V_t$
100	0.7	6.3	7.0	0	stack effect
101	3.8	6.3	10.1	0	$V_{\text{DD}} - V_t$
110	5.6	12.6	18.2	0	0
111	28	18.9	46.9	0	0

# Power Gating

- The switch has an effective resistance that inevitably causes some voltage droop on  $V_{DDV}$  and increases the delay
- The switch is commonly sized to keep this delay to 5–10%.



## Example 5.5

A cache in a 65 nm process consumes an average power of 2 W. Estimate how wide should the pMOS header switch be if delay should not increase by more than 6%?

- Assume that
  - pMOS on resistance is  $2\text{k}\Omega\cdot\mu\text{m}$
  - $V_{DD} = 1\text{V}$ , and  $|V_{th}| = 0.3\text{V}$

# Multiple Threshold Voltage & Oxide Thickness

- Generally, multiple threshold voltage devices are provided for circuit design.
  - ➔ Using multiple thresholds requires additional implant masks that add to the cost of a CMOS process.
- Most nanometer processes offer a thin oxide for logic transistors and a much thicker oxide for I/O transistors that can withstand higher voltages.
- The oxide thickness is controlled by another mask step. Gate leakage is negligible in the thick oxide devices, but their performance is inadequate for high speed logic applications. Some processes offer another intermediate oxide thickness to reduce gate leakage.